Ultra low voltage CMOS gates.

Yngvar Berg Omid Mirmotahari Per Andreas Norseng Snorre Aunet

Published in: ICECS (2006)

Keyphrases

low voltage
power line
high speed
cmos technology
design considerations
random access memory
power management
image processing