Login / Signup
Hardware features of the static communication network of a parallel architecture.
Vincent Néri
Jean-Luc Béchennec
Franck Cappello
Daniel Etiemble
Published in:
Microprocess. Microprogramming (1993)
Keyphrases
</>
communication networks
parallel architecture
hardware implementation
machine learning
image processing
distributed databases
parallel processing
pattern recognition
computational complexity
email
systolic array