Impact of hard macro size on FPGA clock rate and place/route time.

Christopher Lavin Brent E. Nelson Brad L. Hutchings

Published in: FPL (2013)

Keyphrases

high speed
memory size
power consumption
maximum number
low cost
real time
signal processing
fpga device
standard deviation
hardware implementation
small size