Login / Signup
Design of Basic Logic Gates Using Carbon Nano Tube Field Effect Transistor and Calculation of Figure of Merit.
Pramod Yeole
Dinesh V. Padole
Published in:
ICETET (2015)
Keyphrases
</>
figure of merit
logic circuits
chip design
mathematical analysis
high density
image processing