Login / Signup
Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms.
Debapriya Chatterjee
Biruk Mammo
Doowon Lee
Raviv Gal
Ronny Morad
Amir Nahir
Avi Ziv
Valeria Bertacco
Published in:
ICCAD (2013)
Keyphrases
</>
instruction set
high speed
machine learning
artificial intelligence
case study
design space
real world
expert systems
low cost
embedded systems
design methodology
hybrid learning
hybrid approaches
functional verification