DLL-based programmable clock multiplier using differential toggle-pulsed latch.

Chorng-Sii Hwang Ting-Li Chu Po-Hsun Chen

Published in: SoCC (2013)

Keyphrases

power consumption
low power
high speed
flip flops
single chip
general purpose
hardware implementation
low cost
signal processor
floating point
website
artificial intelligence
machine learning
high density
type ii
power reduction
processor array
data center
linear programming
search engine
learning algorithm