Design of a scalable parallel switch-level simulator for VLSI.

Robert B. Mueller-Thuns Daniel G. Saab Jacob A. Abraham

Published in: SC (1990)

Keyphrases

high speed
higher level
neural network
computer architecture
functional verification
web services
software engineering
building blocks
engineering design
shared memory
parallel implementation
network design
knowledge level
design space