• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Power constraint testing for multi-clock domain SoCs using concurrent hybrid BIST.

M. H. HaghbayanSaeed SafariZainalabedin Navabi
Published in: DDECS (2012)
Keyphrases