Login / Signup

Reconfigurable cache memory architecture for integral image and integral histogram applications.

Po-Hao HsuShao-Yi Chien
Published in: SiPS (2011)
Keyphrases