Login / Signup

An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising.

Nobuho HashimotoShinya Takamaeda-Yamazaki
Published in: FPL (2021)
Keyphrases