Login / Signup
Reusable On-Chip System Level Verification for Simulation Emulation and Silicon.
Avishay Maman
Sharon Goldschlager
Hillel Miller
David Bell
Rob Slater
Oded Ben-Moshe
Nissan Levi
Hagit Gilboa
Published in:
HLDVT (2006)
Keyphrases
</>
low cost
high density
high speed
functional verification
higher level
levels of abstraction
simulation models
model checking
colored petri nets
chip design
software systems
thin film
physical design