Systolic array implementation of nested loop programs.

Jichun Bu Ed F. Deprettere Lothar Thiele

Published in: ASAP (1990)

Keyphrases

systolic array
parallel architecture
reconfigurable architecture
high level programming
real time
neural network
pattern recognition
computer vision
pairwise
parallel processing
shared memory
implementation details