Login / Signup
Out of order floating point coprocessor for RISC V ISA.
Vinayak Patil
Aneesh Raveendran
P. M. Sobha
A. David Selvakumar
Vivian Desalphine
Published in:
VDAT (2015)
Keyphrases
</>
floating point
instruction set
fixed point
input image
fine grained