Login / Signup
Yuan-Hsin Liao
Publication Activity (10 Years)
Years Active: 2010-2017
Publications (10 Years): 1
Top Topics
Wyner Ziv
High Profile
Vlsi Architecture
Decoding Process
Top Venues
IEEE Trans. Circuits Syst. Video Technol.
ISCAS
</>
Publications
</>
Shih-Ting Lin
,
Yuan-Hsin Liao
,
Yu Tsao
,
Shao-Yi Chien
Object-based on-line video summarization for internet of video things.
ISCAS
(2017)
Yuan-Hsin Liao
,
Gwo-Long Li
,
Tian-Sheuan Chang
A 385 MHz 13.54 K Gates Delay Balanced Two-Level CAVLC Decoder for Ultra HD H.264/AVC Video.
IEEE Trans. Circuits Syst. Video Technol.
22 (11) (2012)
Yuan-Hsin Liao
,
Gwo-Long Li
,
Tian-Sheuan Chang
A Highly Efficient VLSI Architecture for H.264/AVC Level 5.1 CABAC Decoder.
IEEE Trans. Circuits Syst. Video Technol.
22 (2) (2012)
Gwo-Long Li
,
Yu-Chen Chen
,
Yuan-Hsin Liao
,
Po-Yuan Hsu
,
Meng-Hsun Wen
,
Tian-Sheuan Chang
A 135 MHz 542 k Gates High Throughput H.264/AVC Scalable High Profile Decoder.
IEEE Trans. Circuits Syst. Video Technol.
22 (4) (2012)
Yuan-Hsin Liao
,
Gwo-Long Li
,
Tian-Sheuan Chang
A high throughput VLSI design with hybrid memory architecture for H.264/AVC CABAC decoder.
ISCAS
(2010)