Sign in

A high throughput VLSI design with hybrid memory architecture for H.264/AVC CABAC decoder.

Yuan-Hsin LiaoGwo-Long LiTian-Sheuan Chang
Published in: ISCAS (2010)
Keyphrases