Login / Signup
Tze Hin Cheung
ORCID
Publication Activity (10 Years)
Years Active: 2020-2024
Publications (10 Years): 5
Top Topics
Signal Processing
Parallel Architecture
Digital Signal Processor
Clock Frequency
Top Venues
ISCAS
NEWCAS
NorCAS
IEEE Trans. Very Large Scale Integr. Syst.
</>
Publications
</>
Agnimesh Ghosh
,
Andrei Spelman
,
Tze Hin Cheung
,
Dhanashree Boopathy
,
Kari Stadius
,
Manil Dev Gomony
,
Mikko Valkama
,
Jussi Ryynänen
,
Marko Kosunen
,
Vishnu Unnikrishnan
Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters.
IEEE Trans. Very Large Scale Integr. Syst.
32 (1) (2024)
Dhanashree Boopathy
,
Tze Hin Cheung
,
Andrei Spelman
,
Agnimesh Ghosh
,
Vesa Lampu
,
Lauri Anttila
,
Kari Stadius
,
Marko Kosunen
,
Jussi Ryynänen
,
Vishnu Unnikrishnan
High-Precision Time-to-Digital Conversion for Calibration of Outphasing Radio Transmitters.
NEWCAS
(2023)
Agnimesh Ghosh
,
Andrei Spelman
,
Tze Hin Cheung
,
Dhanashree Boopathy
,
Vishnu Unnikrishnan
,
Vesa Lampu
,
Guixian Xu
,
Lauri Anttila
,
Kari Stadius
,
Marko Kosunen
,
Jussi Ryynänen
Reconfigurable Signal Processing and DSP Hardware Generator for 5G Transmitters.
NorCAS
(2022)
Tze Hin Cheung
,
Jussi Ryynänen
,
Aarno Pärssinen
,
Kari Stadius
A 5.4-GHz 2/3/4-Modulus Fractional Frequency Divider Circuit in 28-nm CMOS.
ISCAS
(2021)
Tze Hin Cheung
,
Mikko Martelius
,
Yury Antonov
,
Rehman Akbar
,
Jussi Ryynänen
,
Aarno Pärssinen
,
Kari Stadius
A 3.5-GHz Digitally-Controlled Open-Loop Fractional-N Frequency Divider in 28-nm CMOS.
ISCAS
(2020)