Login / Signup
Sajjad Nouri
ORCID
Publication Activity (10 Years)
Years Active: 2015-2023
Publications (10 Years): 10
Top Topics
Channel Estimation
Design Methodology
Hardware Architectures
Functional Decomposition
Top Venues
NORCAS
IEEE Trans. Parallel Distributed Syst.
HEART
Microprocess. Microsystems
</>
Publications
</>
Elham Sharifi
,
Mahmood Mohassel Feghhi
,
Ghanbar Azarnia
,
Sajjad Nouri
,
Duehee Lee
,
Md. Jalil Piran
Channel Estimation Based on Compressed Sensing for Massive MIMO Systems With Lens Antenna Array.
IEEE Access
11 (2023)
Sajjad Nouri
,
Waqar Hussain
,
Jari Nurmi
Errata to "Evaluation of a Heterogeneous Multicore Architecture by Design and Test of an OFDM Receiver".
IEEE Trans. Parallel Distributed Syst.
29 (3) (2018)
Mohammad Ali Pourabed
,
Sajjad Nouri
,
Jari Nurmi
Design and Implementation of 2D IDCT/IDST-Specific Accelerator on Heterogeneous Multicore Architecture.
NORCAS
(2018)
Sajjad Nouri
,
Davide Rossi
,
Jari Nurmi
Power mitigation of a heterogeneous multicore architecture on FPGA/ASIC by DFS/DVFS techniques.
Microprocess. Microsystems
63 (2018)
Sajjad Nouri
,
Ramin Ghaznavi Youvalari
,
Jari Nurmi
Design and Implementation of Multi-Purpose DCT/DST-Specific Accelerator on Heterogeneous Multicore Architecture.
NORCAS
(2018)
Sajjad Nouri
,
Waqar Hussain
,
Jari Nurmi
Evaluation of a Heterogeneous Multicore Architecture by Design and Test of an OFDM Receiver.
IEEE Trans. Parallel Distributed Syst.
28 (11) (2017)
Sajjad Nouri
,
Jens Rettkowski
,
Diana Göhringer
,
Jari Nurmi
HW/SW Co-design of an IEEE 802.11a/g Receiver on Xilinx Zynq SoC using High-Level Synthesis.
HEART
(2017)
Sajjad Nouri
,
Jari Nurmi
Power mitigation of a heterogeneous multicore architecture by frequency scaling in an OFDM receiver test case.
NORCAS
(2017)
Sajjad Nouri
,
Waqar Hussain
,
Jari Nurmi
Design and evaluation of correlation accelerator in IEEE-802.11a/g receiver using a template-based Coarse-Grained Reconfigurable Array.
NORCAS
(2015)
Sajjad Nouri
,
Waqar Hussain
,
Jari Nurmi
Implementation of IEEE-802.11a/g receiver blocks on a coarse-grained reconfigurable array.
DASIP
(2015)