Login / Signup
Renji Thomas
Publication Activity (10 Years)
Years Active: 2010-2016
Publications (10 Years): 3
Top Topics
Power Allocation
Deeper Understanding
Low Voltage
Parallel Processing
Top Venues
HPCA
MICRO
ISPASS
IEEE Comput. Archit. Lett.
</>
Publications
</>
Renji Thomas
,
Naser Sedaghati
,
Radu Teodorescu
EmerGPU: Understanding and mitigating resonance-induced voltage noise in GPU architectures.
ISPASS
(2016)
Renji Thomas
,
Kristin Barber
,
Naser Sedaghati
,
Li Zhou
,
Radu Teodorescu
Core tunneling: Variation-aware voltage noise mitigation in GPUs.
HPCA
(2016)
Dimitrios Skarlatos
,
Renji Thomas
,
Aditya Agrawal
,
Shibin Qin
,
Robert C. N. Pilawa-Podgurski
,
Ulya R. Karpuzcu
,
Radu Teodorescu
,
Nam Sung Kim
,
Josep Torrellas
Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks.
MICRO
(2016)
Timothy N. Miller
,
Renji Thomas
,
Xiang Pan
,
Radu Teodorescu
VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors.
ISCA
(2012)
Timothy N. Miller
,
Renji Thomas
,
Radu Teodorescu
Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units.
IEEE Comput. Archit. Lett.
11 (2) (2012)
Timothy N. Miller
,
Xiang Pan
,
Renji Thomas
,
Naser Sedaghati
,
Radu Teodorescu
Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips.
HPCA
(2012)
Naser Sedaghati
,
Renji Thomas
,
Louis-Noël Pouchet
,
Radu Teodorescu
,
P. Sadayappan
StVEC: A Vector Instruction Extension for High Performance Stencil Computation.
PACT
(2011)
Timothy N. Miller
,
Renji Thomas
,
James Dinan
,
Bruce M. Adcock
,
Radu Teodorescu
Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches.
MICRO
(2010)