​
Login / Signup
Po-Chang Wu
Publication Activity (10 Years)
Years Active: 2012-2024
Publications (10 Years): 10
Top Topics
Pattern Matching
Low Power Consumption
Packet Filtering
Low Power
Top Venues
APCCAS
Microelectron. J.
Displays
IEEE Trans. Circuits Syst. II Express Briefs
</>
Publications
</>
Mahesh Kumar Chaubey
,
Chih-Cheng Lin
,
Yin-Cheng Chang
,
Po-Chang Wu
,
Hann-Huei Tsai
,
Shawn S. H. Hsu
A 0.01-to-2.6-GHz Two-Fold Current Reuse Dual Noise-Canceling LNA Achieving 6.8-K Noise Temperature for Quantum Applications.
IEEE Trans. Circuits Syst. II Express Briefs
71 (5) (2024)
Chih-Yuan Yeh
,
Jung-Tang Huang
,
Sheng-Hsiang Tseng
,
Po-Chang Wu
,
Hann-Huei Tsai
,
Ying-Zong Juang
A Low-Power Low-Noise Monolithic Accelerometer with Automatic Sensor Offset Calibration.
Microelectron. J.
105 (2020)
Tzu-Wei Wang
,
Po-Chang Wu
,
Mark Po-Hung Lin
Late Breaking Results: Automatic Adaptive MOM Capacitor Cell Generation for Analog and Mixed-Signal Layout Design.
DAC
(2020)
Kuei-Cheng Lin
,
Po-Chang Wu
,
Yu-Chen Liu
,
Hann-Huei Tsai
,
Ying-Zong Juang
A 2.5D mm-size Wafer-level CMOS-IPD Wireless Power Transfer Receiver Using Cross-coupled and Self-biasing Topology for Implantable Biomedical System.
APCCAS
(2019)
Yu-Chen Liu
,
Po-Chang Wu
,
Hann-Huei Tsai
,
Ying-Zong Juang
A Low-Cost 70Mbps Optical Detector Design For Optocoupler Application.
APCCAS
(2019)
Chih-Yuan Yeh
,
Jung-Tang Huang
,
Sheng-Hsiang Tseng
,
Po-Chang Wu
,
Hann-Huei Tsai
,
Ying-Zong Juang
A low-power monolithic three-axis accelerometer with automatically sensor offset compensated and interface circuit.
Microelectron. J.
86 (2019)
Che-Lun Hung
,
Chun-Yuan Lin
,
Po-Chang Wu
An Efficient GPU-Based Multiple Pattern Matching Algorithm for Packet Filtering.
J. Signal Process. Syst.
86 (2-3) (2017)
Chih-Yuan Yeh
,
Jung-Tang Huang
,
Po-Chang Wu
,
Hann-Huei Tsai
,
Ying-Zong Juang
A low power and low noise CMOS chopper amplifier for use in capacitive type accelerometer.
APCCAS
(2016)
Po-Chang Wu
,
Chih-Yuan Yeh
,
Hann-Huei Tsai
,
Ying-Zong Juang
Low-frequency noise reduction technique for accelerometer readout circuit.
APCCAS
(2016)
Po-Chang Wu
,
Hsuan-Tsung Hsu
,
Hsin-Li Chen
,
Wei Lee
Dielectric characterization and voltage holding ratio of blue-phase cells.
Displays
44 (2016)
Che-Lun Hung
,
Po-Chang Wu
,
Hsiao-Hsi Wang
,
Chun-Yuan Lin
Efficient Parallel Muti-pattern Matching Using GPGPU Acceleration for Packet Filtering.
HPCC/CSS/ICESS
(2015)
Po-Chang Wu
,
Bin-Da Liu
,
Chih-Yuan Yeh
,
Sheng-Hsiang Tseng
,
Hann-Huei Tsai
,
Ying-Zong Juang
Design of a 0.6-V 0.2-mW CMOS MEMS accelerometer.
ICCE-TW
(2015)
Kuei-Cheng Lin
,
Hwann-Kaeo Chiou
,
Po-Chang Wu
,
Hann-Huei Tsai
,
Ying-Zong Juang
5-GHz SiGe linearity power amplifier using integrated feedforward architecture for WLAN applications.
ISCAS
(2014)
Po-Chang Wu
,
Bin-Da Liu
,
Yu-Chen Teng
,
Chih-Yuan Yeh
,
Sheng-Hsiang Tseng
,
Hann-Huei Tsai
,
Ying-Zong Juang
Novel automatic offset cancellation approach for capacitive CMOS MEMS accelerometers.
ISCE
(2013)
Kuei-Cheng Lin
,
Hwann-Kaeo Chiou
,
Po-Chang Wu
,
Chu-Jung Sha
,
Chun-Lin Ko
,
Da-Chiang Chang
,
Ying-Zong Juang
Variable gain active predistorter with linearity enhancement for a 2.4 GHz SiGe HBT power amplifier design.
VLSI-DAT
(2012)