Sign in
Omid Azizi
Publication Activity (10 Years)
Years Active: 2007-2014
Publications (10 Years): 0
Top Topics
Write Operations
Data Access
Snapshot Isolation
Concurrency Control
Top Venues
ASPLOS
HPCA
</>
Publications
</>
Heiner Litz
,
David R. Cheriton
,
Amin Firoozshahian
,
Omid Azizi
,
John P. Stevenson
SI-TM: reducing transactional memory abort rates through snapshot isolation.
ASPLOS
(2014)
Neal Clayton Crago
,
Omid Azizi
,
Steven S. Lumetta
,
Sanjay J. Patel
Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors.
HPCA
(2013)
David R. Cheriton
,
Amin Firoozshahian
,
Alex Solomatnikov
,
John P. Stevenson
,
Omid Azizi
HICAMP: architectural support for efficient concurrency-safe shared structured data access.
ASPLOS
(2012)
Rehan Hameed
,
Wajahat Qadeer
,
Megan Wachs
,
Omid Azizi
,
Alex Solomatnikov
,
Benjamin C. Lee
,
Stephen Richardson
,
Christos Kozyrakis
,
Mark Horowitz
Understanding sources of ineffciency in general-purpose chips.
Commun. ACM
54 (10) (2011)
Rehan Hameed
,
Wajahat Qadeer
,
Megan Wachs
,
Omid Azizi
,
Alex Solomatnikov
,
Benjamin C. Lee
,
Stephen Richardson
,
Christos Kozyrakis
,
Mark Horowitz
Understanding sources of inefficiency in general-purpose chips.
ISCA
(2010)
Omid Azizi
,
Aqeel Mahesri
,
Benjamin C. Lee
,
Sanjay J. Patel
,
Mark Horowitz
Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis.
ISCA
(2010)
Omid Azizi
,
Aqeel Mahesri
,
John P. Stevenson
,
Sanjay J. Patel
,
Mark Horowitz
An integrated framework for joint design space exploration of microarchitecture and circuits.
DATE
(2010)
Ofer Shacham
,
Omid Azizi
,
Megan Wachs
,
Stephen Richardson
,
Mark Horowitz
Rethinking Digital Design: Why Design Must Change.
IEEE Micro
30 (6) (2010)
Omid Azizi
,
Aqeel Mahesri
,
Sanjay J. Patel
,
Mark Horowitz
Area-efficiency in CMP core design: co-optimization of microarchitecture and physical design.
SIGARCH Comput. Archit. News
37 (2) (2009)
Omid Azizi
,
Jamison D. Collins
,
Dinesh Patil
,
Hong Wang
,
Mark Horowitz
Processor Performance Modeling using Symbolic Simulation.
ISPASS
(2008)
Dinesh Patil
,
Omid Azizi
,
Mark Horowitz
,
Ron Ho
,
Rajesh Ananthraman
Robust Energy-Efficient Adder Topologies.
IEEE Symposium on Computer Arithmetic
(2007)