Login / Signup
Marco Zulianello
Publication Activity (10 Years)
Years Active: 2012-2016
Publications (10 Years): 2
Top Topics
Access Control Policies
High Reliability
Activity Monitoring
Memory Capacity
Top Venues
SIES
RTSS
SAC
RTAS
</>
Publications
</>
Javier Jalle
,
Mikel Fernández
,
Jaume Abella
,
Jan Andersson
,
Mathieu Patte
,
Luca Fossati
,
Marco Zulianello
,
Francisco J. Cazorla
Contention-aware performance monitoring counte support for real-time MPSoCs.
SIES
(2016)
Javier Jalle
,
Eduardo Quiñones
,
Jaume Abella
,
Luca Fossati
,
Marco Zulianello
,
Francisco J. Cazorla
Data Bus Slicing for Contention-Free Multicore Real-Time Memory Systems.
SIES
(2016)
Gabriel Fernandez
,
Jaume Abella
,
Eduardo Quiñones
,
Luca Fossati
,
Marco Zulianello
,
Tullio Vardanega
,
Francisco J. Cazorla
Seeking Time-Composable Partitions of Tasks for COTS Multicore Processors.
ISORC
(2015)
Gabriel Fernandez
,
Jaume Abella
,
Eduardo Quiñones
,
Tullio Vardanega
,
Luca Fossati
,
Marco Zulianello
,
Francisco J. Cazorla
Introduction to partial time composability for COTS multicores.
SAC
(2015)
Javier Jalle
,
Eduardo Quiñones
,
Jaume Abella
,
Luca Fossati
,
Marco Zulianello
,
Francisco J. Cazorla
A Dual-Criticality Memory Controller (DCmc): Proposal and Evaluation of a Space Case Study.
RTSS
(2014)
Javier Jalle
,
Jaume Abella
,
Eduardo Quiñones
,
Luca Fossati
,
Marco Zulianello
,
Francisco J. Cazorla
AHRB: A high-performance time-composable AMBA AHB bus.
RTAS
(2014)
Javier Jalle
,
Jaume Abella
,
Eduardo Quiñones
,
Luca Fossati
,
Marco Zulianello
,
Francisco J. Cazorla
Deconstructing bus access control policies for Real-Time multicores.
SIES
(2013)
Mikel Fernández
,
Roberto Gioiosa
,
Eduardo Quiñones
,
Luca Fossati
,
Marco Zulianello
,
Francisco J. Cazorla
Assessing the suitability of the NGMP multi-core processor in the space domain.
EMSOFT
(2012)