Login / Signup
Longcheng Que
Publication Activity (10 Years)
Years Active: 2013-2020
Publications (10 Years): 2
Top Topics
Pseudorandom
Multistage
Verilog Hdl
High Voltage
Top Venues
ASICON
Microelectron. J.
</>
Publications
</>
Longcheng Que
,
Daogang Min
,
Linhai Wei
,
Yun Zhou
,
Jian Lv
A high PSRR bandgap voltage reference with piecewise compensation.
Microelectron. J.
95 (2020)
Longcheng Que
,
Jian Lv
,
Simon S. Ang
Design of a high voltage gate driver module.
ASICON
(2015)
Longcheng Que
,
Yiying Du
,
Jian Lv
,
Yadong Jiang
Background calibration techniques for multistage pipelined ADCs with dynamic element matching and pseudorandom noise.
ASICON
(2013)