Design of a high voltage gate driver module.

Longcheng Que Jian Lv Simon S. Ang

Published in: ASICON (2015)

Keyphrases

high voltage
data mining
case study
user interface
design process
error rate
verilog hdl
phase locked loop