Login / Signup
Kwang-Chun Choi
Publication Activity (10 Years)
Years Active: 2008-2014
Publications (10 Years): 0
Top Topics
Cmos Technology
Generalization Error
Motion Estimation And Compensation
Data Conversion
Top Venues
IEEE Trans. Circuits Syst. II Express Briefs
ISOCC
</>
Publications
</>
Joung-Wook Moon
,
Kwang-Chun Choi
,
Woo-Young Choi
A 0.4-V, 90 ∼ 350-MHz PLL With an Active Loop-Filter Charge Pump.
IEEE Trans. Circuits Syst. II Express Briefs
(5) (2014)
Kwang-Chun Choi
,
Sung-Geun Kim
,
Seung-Woo Lee
,
Bhum-Cheol Lee
,
Woo-Young Choi
A 990-µW 1.6-GHz PLL Based on a Novel Supply-Regulated Active-Loop-Filter VCO.
IEEE Trans. Circuits Syst. II Express Briefs
(6) (2013)
Kwang-Chun Choi
,
Seung-Woo Lee
,
Bhum-Cheol Lee
,
Woo-Young Choi
A Time-to-Digital Converter Based on a Multiphase Reference Clock and a Binary Counter With a Novel Sampling Error Corrector.
IEEE Trans. Circuits Syst. II Express Briefs
(3) (2012)
Jinsoo Rhim
,
Kwang-Chun Choi
,
Woo-Young Choi
A 10-Gb/s power and area efficient clock and data recovery circuit in 65-nm CMOS technology.
ISOCC
(2012)
Duho Kim
,
Minsu Ko
,
Kwang-Chun Choi
,
Woo-Young Choi
A 4.8-Gb/s mixed-mode CMOS QPSK demodulator for 60-GHz wireless personal area networks.
APCCAS
(2010)
Kwang-Chun Choi
,
Minsu Ko
,
Duho Kim
,
Woo-Young Choi
Demonstration of 60-GHz Link Using a 1.6-Gb/s Mixed-Mode BPSK Demodulator.
IEICE Trans. Electron.
(12) (2010)
Duho Kim
,
Kwang-Chun Choi
,
Young-Kwang Seo
,
Hyunchin Kim
,
Woo-Young Choi
A 622-Mb/s Mixed-Mode BPSK Demodulator Using a Half-Rate Bang-Bang Phase Detector.
IEEE J. Solid State Circuits
43 (10) (2008)