A 10-Gb/s power and area efficient clock and data recovery circuit in 65-nm CMOS technology.

Jinsoo Rhim Kwang-Chun Choi Woo-Young Choi

Published in: ISOCC (2012)

Keyphrases

power consumption
high speed
data processing
cmos technology
low power
computer systems
missing data