​
Login / Signup
Junki Park
ORCID
Publication Activity (10 Years)
Years Active: 2016-2022
Publications (10 Years): 10
Top Topics
Input Vectors
Restricted Boltzmann Machine
Top Venues
DAC
A-SSCC
CoRR
RSP
</>
Publications
</>
Joonsang Yu
,
Junki Park
,
Seongmin Park
,
Minsoo Kim
,
Sihwa Lee
,
Dong Hyun Lee
,
Jungwook Choi
NN-LUT: neural approximation of non-linear operations for efficient transformer inference.
DAC
(2022)
Joonsang Yu
,
Junki Park
,
Seongmin Park
,
Minsoo Kim
,
Sihwa Lee
,
Dong Hyun Lee
,
Jungwook Choi
NN-LUT: Neural Approximation of Non-Linear Operations for Efficient Transformer Inference.
CoRR
(2021)
Junki Park
,
Hyunsung Yoon
,
Daehyun Ahn
,
Jungwook Choi
,
Jae-Joon Kim
OPTIMUS: OPTImized matrix MUltiplication Structure for Transformer neural network accelerator.
MLSys
(2020)
Wooseok Yi
,
Junki Park
,
Jae-Joon Kim
GeCo: Classification Restricted Boltzmann Machine Hardware for On-Chip Semisupervised Learning and Bayesian Inference.
IEEE Trans. Neural Networks Learn. Syst.
31 (1) (2020)
Junki Park
,
Wooseok Yi
,
Daehyun Ahn
,
Jaeha Kung
,
Jae-Joon Kim
Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
39 (9) (2020)
Jongeun Koo
,
Eunhyeok Park
,
Dongyoung Kim
,
Junki Park
,
Sungju Ryu
,
Sungjoo Yoo
,
Jae-Joon Kim
Low-overhead, one-cycle timing-error detection and correction technique for flip-flop based pipelines.
IEICE Electron. Express
16 (11) (2019)
Jaeha Kung
,
Junki Park
,
Sehun Park
,
Jae-Joon Kim
Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns.
DAC
(2019)
Junki Park
,
Jaeha Kung
,
Wooseok Yi
,
Jae-Joon Kim
Maximizing system performance by balancing computation loads in LSTM accelerators.
DATE
(2018)
Wooseok Yi
,
Junki Park
,
Jae-Joon Kim
GeCo: classification restricted Boltzmann machine hardware for on-chip learning.
RSP
(2017)
Jongeun Koo
,
Eunwoo Song
,
Eunhyeok Park
,
Dongyoung Kim
,
Junki Park
,
Sungju Ryu
,
Sungjoo Yoo
,
Jae-Joon Kim
Area-efficient one-cycle correction scheme for timing errors in flip-flop based pipelines.
A-SSCC
(2016)