Login / Signup
Jun-Hyeok Yang
Publication Activity (10 Years)
Years Active: 2021-2024
Publications (10 Years): 8
Top Topics
Single Phase
Power Supply
Low Voltage
Cmos Image Sensor
Top Venues
ISSCC
CICC
IEEE J. Solid State Circuits
VLSI Technology and Circuits
</>
Publications
</>
Hyo-Jin Park
,
Joo-Mi Cho
,
Chan-Ho Lee
,
Young-Ju Oh
,
Hyunwoo Jeong
,
Jun-Hyeok Yang
,
Jaeseung Lee
,
Sung-Wan Hong
8.8 A 97.18% Peak-Efficiency Asymmetrically Implemented Dual-phase (AID) Converter with a full Voltage-Conversion Ratio (VCR) between 0-and-1.
ISSCC
(2024)
Jeong-Hyun Cho
,
Hong-Hyun Bae
,
Gyu-Wan Lim
,
Tae-Hwang Kong
,
Jun-Hyeok Yang
,
Hyun-Sik Kim
A Fully Integrated Multi-Phase Voltage Regulator With Flying-Capacitor-Based Inter-Inductor Current Self-Balancing Scheme and Charge-Recycling Gate Driver.
IEEE J. Solid State Circuits
59 (8) (2024)
Hong-Hyun Bae
,
Jeong-Hyun Cho
,
Kihyun Kim
,
Seunghwa Shin
,
Doojin Jang
,
Jun-Hyeok Yang
,
Hyun-Sik Kim
A 7V/μs-DVS Class-G Digital-Shunt-Aided Buck Voltage Regulator Achieving a 7% Dynamic-Efficiency Drop at a 600kHz DVS Occurrence Frequency in 28nm CMOS.
CICC
(2024)
Jeong-Hyun Cho
,
Hong-Hyun Bae
,
Gyu-Wan Lim
,
Tae-Hwang Kong
,
Jun-Hyeok Yang
,
Hyun-Sik Kim
79.1%-Efficiency 200MHz Multi-Phase Buck Converter with Flying-Capacitor-Based Inter-Inductor Current Balancing Technique.
VLSI Technology and Circuits
(2022)
Jun-Hwan Jang
,
Hui-Dong Gwon
,
Tae-Hwang Kong
,
Jun-Hyeok Yang
,
Byong-Deok Choi
A 0.5-1 V, -68 dB Power Supply Rejection Capacitorless Analog LDO Using Voltage-to-Time Conversion in 28-nm CMOS.
IEEE J. Solid State Circuits
57 (8) (2022)
Woojoong Jung
,
Minsu Kim
,
Hyunjun Park
,
Sungmin Yoo
,
Tae-Hwang Kong
,
Jun-Hyeok Yang
,
Michael Choi
,
Jongshin Shin
,
Hyung-Min Lee
A Hybrid Always-Dual-Path Recursive Step-Down Converter Using Adaptive Switching Level Control Achieving 95.4% Efficiency with 288mΩ Large-DCR Inductor.
CICC
(2022)
Junghyun Park
,
Jooseong Kim
,
Kwangho Kim
,
Jun-Hyeok Yang
,
Michael Choi
,
Jongshin Shin
Fully Synthesizable Digital Temperature Sensor Using Wire Metal Achieving O.16nJ.%2-Accuracy FoM in 5nm FinFET CMOS.
ISSCC
(2022)
Dong-Hoon Jung
,
Tae-Hwang Kong
,
Jun-Hyeok Yang
,
SangHo Kim
,
Kwangho Kim
,
Jeongpyo Park
,
Michael Choi
,
Jongshin Shin
29.6 A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40A/mm2 Current Density and 1mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS.
ISSCC
(2021)