Login / Signup
Ho Joon Lee
Publication Activity (10 Years)
Years Active: 2011-2020
Publications (10 Years): 2
Top Topics
Cmos Technology
Calibration Method
Single Chip
Low Power Consumption
Top Venues
MWSCAS
IEEE Trans. Medical Imaging
ACM Great Lakes Symposium on VLSI
</>
Publications
</>
Jae Eun Song
,
Jaewook Shin
,
Hongpyo Lee
,
Ho Joon Lee
,
Won-Jin Moon
,
Dong-Hyun Kim
Blind Source Separation for Myelin Water Fraction Mapping Using Multi-Echo Gradient Echo Imaging.
IEEE Trans. Medical Imaging
39 (6) (2020)
Ho Joon Lee
,
Yong-Bin Kim
A process tolerant semi-self impedance calibration method for LPDDR4 memory controller.
MWSCAS
(2015)
Ho Joon Lee
,
Yong-Bin Kim
,
Kyung Ki Kim
Full custom implementation of a S-Box circuit architecture using power gated PLA structure.
MWSCAS
(2014)
Ho Joon Lee
,
Yong-Bin Kim
An area efficient low power high speed S-Box implementation using power-gated PLA.
ACM Great Lakes Symposium on VLSI
(2014)
Ho Joon Lee
,
Yong-Bin Kim
Low power Null Convention Logic circuit design based on DCVSL.
MWSCAS
(2013)
Ho Joon Lee
,
Yong-Bin Kim
,
Kyung Ki Kim
On-chip HBD sensor for nanoscale CMOS technology.
MWSCAS
(2012)
Ho Joon Lee
,
Kyung Ki Kim
Analysis of time dependent dielectric breakdown in nanoscale CMOS circuits.
ISOCC
(2011)