Login / Signup
G. R. Mishra
Publication Activity (10 Years)
Years Active: 2015-2017
Publications (10 Years): 3
Top Topics
Delay Insensitive
High Speed
Micron Cmos
Circuit Design
Top Venues
ICIIS
Int. J. Serv. Technol. Manag.
Int. J. Bus. Data Commun. Netw.
</>
Publications
</>
Vandana Shukla
,
O. P. Singh
,
G. R. Mishra
,
R. K. Tiwari
Realisation of optimised eight-bit binary shifter using reversible logic approach.
Int. J. Serv. Technol. Manag.
23 (4) (2017)
Vandana Shukla
,
O. P. Singh
,
G. R. Mishra
,
R. K. Tiwari
Performance parameters optimization and implementation of adder/subtractor circuit using reversible logic approach.
ICIIS
(2016)
Sunil Kumar Ojha
,
O. P. Singh
,
G. R. Mishra
,
P. R. Vaya
Analysis and design of single ended SRAM cell for low-power operation.
ICIIS
(2016)
Vandana Shukla
,
O. P. Singh
,
G. R. Mishra
,
R. K. Tiwari
A Novel Approach to Design a 4-Bit Binary Comparator Circuit with Reversible Logic using CDSM Gate.
Int. J. Bus. Data Commun. Netw.
11 (1) (2015)