Login / Signup
G. Ajitha
Publication Activity (10 Years)
Years Active: 2022-2023
Publications (10 Years): 2
Top Topics
Phase Information
Low Power
Vlsi Design
Error Function
Top Venues
ICCCNT
Int. J. Syst. Assur. Eng. Manag.
</>
Publications
</>
Smt. D. Sony
,
G. Ajitha
,
Taaha
Evaluating Phase Error of IRNSS using Narrow Correlator.
ICCCNT
(2023)
M. Saritha
,
M. Lavanya
,
G. Ajitha
,
Mulinti Narendra Reddy
,
P. Annapurna
,
M. Sreevani
,
S. Swathi
,
S. Sushma
,
Vallabhuni Vijay
A VLSI design of clock gated technique based ADC lock-in amplifier.
Int. J. Syst. Assur. Eng. Manag.
13 (5) (2022)