​
Login / Signup
Chengbo Xue
ORCID
Publication Activity (10 Years)
Years Active: 2017-2024
Publications (10 Years): 10
Top Topics
Evaluation Framework
Neural Network
Doa Estimation
Linear Array
Top Venues
ISCAS
IEEE J. Emerg. Sel. Topics Circuits Syst.
IEEE Trans. Circuits Syst. I Regul. Pap.
ICSPCC
</>
Publications
</>
Zhuo Xuan
,
Shiwei Ren
,
Chengbo Xue
,
Guiyu Wang
,
Xiangnan Li
A Hardware Acceleration of Maximum Likelihood Estimation Algorithm With Alternating Projection on FPGA.
IEEE Trans. Very Large Scale Integr. Syst.
32 (6) (2024)
Zeying Li
,
Weijiang Wang
,
Rongkun Jiang
,
Shiwei Ren
,
Xiaohua Wang
,
Chengbo Xue
Hardware Acceleration of MUSIC Algorithm for Sparse Arrays and Uniform Linear Arrays.
IEEE Trans. Circuits Syst. I Regul. Pap.
69 (7) (2022)
Rongkun Jiang
,
Zesong Fei
,
Shan Cao
,
Chengbo Xue
,
Ming Zeng
,
Qingqing Tang
,
Shiwei Ren
Deep Learning-Aided Signal Detection for Two-Stage Index Modulated Universal Filtered Multi-Carrier Systems.
IEEE Trans. Cogn. Commun. Netw.
8 (1) (2022)
Yarong Ding
,
Shiwei Ren
,
Weijiang Wang
,
Chengbo Xue
DOA estimation based on sum-difference coarray with virtual array interpolation concept.
EURASIP J. Adv. Signal Process.
2021 (1) (2021)
Shan Cao
,
Wei Deng
,
Zhenyi Bao
,
Chengbo Xue
,
Shugong Xu
,
Shunqing Zhang
SimuNN: A Pre-RTL Inference, Simulation and Evaluation Framework for Neural Networks.
IEEE J. Emerg. Sel. Topics Circuits Syst.
10 (2) (2020)
Shan Cao
,
Zhenyi Bao
,
Chengbo Xue
,
Wei Deng
,
Shugong Xu
,
Shunqing Zhang
A Pre-RTL Simulator for Neural Networks.
ISCAS
(2019)
Jiakun Li
,
Zhe Li
,
Chengbo Xue
,
Jingqi Zhang
,
Wei Gao
,
Shan Cao
Unit.
ISCAS
(2018)
Chengbo Xue
,
Shan Cao
,
Rongkun Jiang
,
Hao Yang
A Reconfigurable Pipelined Architecture for Convolutional Neural Network Acceleration.
ISCAS
(2018)
Rongkun Jiang
,
Shan Cao
,
Chengbo Xue
,
Lixing Tang
Modeling and analyzing of underwater acoustic channels with curvilinear boundaries in shallow ocean.
ICSPCC
(2017)
Lei Zhang
,
Jianxun Yang
,
Chengbo Xue
,
Yue Ma
,
Shan Cao
A two-stage variation-aware task mapping scheme for fault-tolerant multi-core Network-on-Chips.
ISCAS
(2017)