C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A two-stage variation-aware task mapping scheme for fault-tolerant multi-core Network-on-Chips.
Lei Zhang
Jianxun Yang
Chengbo Xue
Yue Ma
Shan Cao
Published in:
ISCAS (2017)
Keyphrases
</>
fault tolerant
fault tolerance
distributed systems
peer to peer
load balancing
key distribution
interconnection networks
high availability
cooperative game
state machine
network structure
safety critical
network traffic
database
wireless sensor networks
response time
artificial intelligence