​
Login / Signup
Chaeseok Im
Publication Activity (10 Years)
Years Active: 2001-2015
Publications (10 Years): 0
Top Topics
Operating System
Lower Level
Highly Optimized
Information Technology
Top Venues
SAC
ICCE
</>
Publications
</>
Shin-gyu Kim
,
Chaeseok Im
,
Minwook Ahn
,
Seungwon Lee
Source level offloading for special-purpose hardware accelerators.
ICCE
(2015)
Chaeseok Im
,
Minkyu Jeong
,
Jaedon Lee
,
Seungwon Lee
A dynamically reconfigurable operating system for manycore systems.
SAC
(2013)
Chaeseok Im
,
Minkyu Jeong
,
Jae Don Lee
,
Seungwon Lee
,
Shihwa Lee
A real-time operating system for manycore systems.
SAC
(2012)
Keun Soo Yim
,
Jae Don Lee
,
Jungkeun Park
,
Jeong-Joon Yoo
,
Chaeseok Im
,
Yeonseung Ryu
A Software Reproduction of Virtual Memory for Deeply Embedded Systems.
ICCSA (1)
(2006)
Sungchan Kim
,
Chaeseok Im
,
Soonhoi Ha
Schedule-aware performance estimation of communication architecture for efficient design space exploration.
IEEE Trans. Very Large Scale Integr. Syst.
13 (5) (2005)
Sungchan Kim
,
Chaeseok Im
,
Soonhoi Ha
Efficient exploration of on-chip bus architectures and memory allocation.
CODES+ISSS
(2004)
Chaeseok Im
,
Soonhoi Ha
Dynamic voltage scaling for real-time multi-task scheduling using buffers.
LCTES
(2004)
Chaeseok Im
,
Soonhoi Ha
,
Huiseok Kim
Dynamic voltage scheduling with buffers in low-power multimedia applications.
ACM Trans. Embed. Comput. Syst.
3 (4) (2004)
Chaeseok Im
,
Soonhoi Ha
Energy Optimization for Latency- and Quality-Constrained Video Applications.
IEEE Des. Test Comput.
21 (5) (2004)
Chaeseok Im
,
Soonhoi Ha
An Energy Optimization Technique for Latency and Quality Constrained Video Applications.
ESTIMedia
(2003)
Sungchan Kim
,
Chaeseok Im
,
Soonhoi Ha
Schedule-aware performance estimation of communication architecture for efficient design space exploration.
CODES+ISSS
(2003)
Chaeseok Im
,
Huiseok Kim
,
Soonhoi Ha
Dynamic voltage scheduling technique for low-power multimedia applications using buffers.
ISLPED
(2001)