Login / Signup
Bhavuk Chauhan
Publication Activity (10 Years)
Years Active: 2022-2022
Publications (10 Years): 2
Top Topics
Chip Design
Logic Circuits
Design Methodology
User Interface
Top Venues
J. Circuits Syst. Comput.
</>
Publications
</>
Avadhoot Khairnar
,
Bhavuk Chauhan
,
Geetanjali Sharma
,
Amit M. Joshi
Erratum: High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic.
J. Circuits Syst. Comput.
31 (18) (2022)
Avadhoot Khairnar
,
Bhavuk Chauhan
,
Geetanjali Sharma
,
Amit M. Joshi
High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic.
J. Circuits Syst. Comput.
31 (11) (2022)