Login / Signup

High-Performance 32-Bit Parallel Hybrid Adder Design Using RNS and Hybrid PTL/CMOS Logic.

Avadhoot KhairnarBhavuk ChauhanGeetanjali SharmaAmit M. Joshi
Published in: J. Circuits Syst. Comput. (2022)
Keyphrases