Login / Signup
Arya Balachandran
ORCID
Publication Activity (10 Years)
Years Active: 2017-2019
Publications (10 Years): 3
Top Topics
Low Cost
Analog Vlsi
Hd Video
Historical Data
Top Venues
APCCAS
DATE
IEEE Trans. Very Large Scale Integr. Syst.
</>
Publications
</>
Arya Balachandran
,
Yong Chen
,
Chirn Chye Boon
A 32-Gb/s 3.53-mW/Gb/s Adaptive Receiver AFE Employing a Hybrid CTLE, Edge-DFE and Merged Data-DFE/CDR in 65-nm CMOS.
APCCAS
(2019)
Arya Balachandran
,
Yong Chen
,
Chirn Chye Boon
0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS.
IEEE Trans. Very Large Scale Integr. Syst.
26 (3) (2018)
Tushar Krishna
,
Arya Balachandran
,
Siau Ben Chiah
,
Li Zhang
,
Bing Wang
,
Cong Wang
,
Kenneth Eng-Kian Lee
,
Jürgen Michel
,
Li-Shiuan Peh
Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process.
DATE
(2017)