Login / Signup
A low jitter 2.7mW/Gbps 180Gb/s 12-lane transmitter in a 40nm CMOS technology.
Kamran Farzan
Mehrdad Ramezani
Angus McLaren
Roman Pahuta
Nadeesha Amarasinghe
David Cassan
Saman Sadr
Published in:
ESSCIRC (2012)
Keyphrases
</>
cmos technology
power consumption
low power
high speed
spl times
power supply
power dissipation
low voltage
parallel processing
silicon on insulator
power management
low cost
mixed signal
real time
image processing
pattern recognition