Login / Signup
Design and use of a system-level specification and verification methodology.
M. M. Kamal Hashmi
Alistair C. Bruce
Published in:
EURO-DAC (1995)
Keyphrases
</>
formal verification
design methodology
formal methods
data sets
levels of abstraction
knowledge level
asynchronous circuits
higher level
design process
embedded systems
functional verification
artificial intelligence
multi agent systems
engineering design
design decisions
tool suite