Login / Signup

Low-Power Scan Testing: A Scan Chain Partitioning and Scan Hold Based Technique.

Efi ArvanitiYiorgos Tsiatouhas
Published in: J. Electron. Test. (2014)
Keyphrases
  • low power
  • low cost
  • high speed
  • power consumption
  • vlsi architecture
  • single chip