Login / Signup

A reduced reference spur multiplying delay-locked loop.

Xinjie WangTadeusz Kwasniewski
Published in: Int. J. Circuit Theory Appl. (2016)
Keyphrases