Login / Signup
Low voltage precharge CMOS logic.
Yngvar Berg
Omid Mirmotahari
Published in:
DDECS (2009)
Keyphrases
</>
low voltage
random access memory
design considerations
power line
cmos technology
power management
multi valued
delay insensitive
pattern recognition
asynchronous circuits
mixed signal