Login / Signup
An All-Digital Duty-Cycle Corrector for Parallel High-Speed I/O Links.
Nico Angeli
Klaus Hofmann
Published in:
NORCAS (2019)
Keyphrases
</>
high speed
gigabit ethernet
duty cycle
real time
low power
parallel processing
fiber optic
parallel implementation
frame rate
external memory
general purpose
main memory
shared memory
parallel architectures