Sign in

Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design.

Nour SayedLongfei MaoRajendra BishnoiMehdi Baradaran Tahoori
Published in: ACM Trans. Design Autom. Electr. Syst. (2019)
Keyphrases
  • design considerations
  • user interface
  • general purpose
  • case study
  • high speed
  • circuit design
  • programming language
  • design process
  • parallel processing
  • chip design