Login / Signup
A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver.
Mike Yun He
John Poulton
Published in:
IEEE J. Solid State Circuits (2006)
Keyphrases
</>
high speed
data sets
vlsi circuits
data processing
pattern recognition
low cost
cloud computing
data acquisition
low voltage
duty cycle