A CMOS low-voltage, high-gain op-amp.

Guo-Neng Lu Gerard Sou

Published in: ED&TC (1997)

Keyphrases

low voltage
power line
design considerations
cmos technology
power management
random access memory
low power
power consumption
low cost
high speed
collaborative learning
frame rate
leakage current