Login / Signup

Ultra low voltage design considerations of SOI SRAM memory cells.

Olivier ThomasAmara Amara
Published in: ISCAS (4) (2005)
Keyphrases
  • low voltage
  • design considerations
  • random access memory
  • power line
  • high speed
  • leakage current
  • embedded dram
  • data management