Login / Signup
Low Load Latency Through Sum-Addressed Memory (SAM).
William L. Lynch
Gary Lauterbach
Joseph I. Chamdani
Published in:
ISCA (1998)
Keyphrases
</>
load balance
load balancing
memory usage
main memory
data transfer
high levels
response time
random access
low latency
objective function
memory requirements
real time
data sets
computational power
computing power
limited memory