Login / Signup

On the implementation of bus-based architectures for LDPC decoding.

G. AggourasVassilis Paliouras
Published in: ISWPC (2008)
Keyphrases
  • high speed
  • ldpc codes
  • decoding algorithm
  • low density parity check
  • layered architecture
  • error correction