A 3D prototyping chip based on a wafer-level stacking technology.

Nobuaki Miyakawa

Published in: ASP-DAC (2009)

Keyphrases

low cost
cost effective
rapid development
real time
data processing
levels of abstraction
neural network
power consumption
personal computer
integrated circuit
combining multiple
physical design
high bandwidth
cmos technology
semiconductor manufacturing