Login / Signup

A Geometric Programming-Based Worst Case Gate Sizing Method Incorporating Spatial Correlation.

Jaskirat SinghZhi-Quan LuoSachin S. Sapatnekar
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2008)
Keyphrases